

Operating Systems 2019-20 Week 7: Main Memory

Manal Helal





# Week 7 Objectives


- » To provide a detailed description of various ways of organizing memory hardware
  - Swapping
  - Contiguous Memory Allocation
- » To discuss various memory-management techniques, including paging and segmentation
  - Segmentation
  - Paging
  - Structure of the Page Table
- » To provide a detailed description of the Intel Pentium 32 and 64-bit Architectures, which supports both pure segmentation and segmentation with paging and the ARM Architecture

#### Outline




- » Memory Definitions
  - Stack vs. Heap
  - Memory Hierarchy
- » Memory Management Requirements
  - Relocation
  - Protection
  - Sharing
  - Logical organization
  - Physical organization
  - Memory Partitioning


- Virtual Memory
  - Hardware and control Structures
  - Segmentation
  - Paging
  - Protection and Sharing
- Case Studies




#### Memory Management



#### **Process Pages Addressing**




#### **Process Segmentation Addressing**







# Calling Methods, cont.



### Call Stacks


method is invoked.

method is invoked.



method is finished.

finished and the return value is sent to k.



is being executed.



i is declared and initialized


```
public static void main(String[] = gs) {
   int i = 5;
   int j = 2;
   int k = max(i, j);

   System.out.println(
   "The maximum between " + i +
   " and " + j + " is " + k);
}
```

```
public static int max(int num1, int num2) {
  int result;

  if (num1 > num2)
    result = num1;
  else
    result = num2;

  return result;
}
```







```
j is declared and initialized
public static void main(String[] argo
 int i = 5;
 int 1 = 2;
 int k = max(i, j);
  System.out.println(
   "The maximum between " + i +
   " and " + j + " is " + k);
public static int max(int num1, int num2) {
  int result;
  if (num1 > num2)
   result = num1;
                                                              The main method
  else
                                                              is invoked.
    result = num2;
 return result;
```





#### Declare k

```
public static void main(Strings) {
  int i = 5;
  int j = 2;
  int k = max(i, j);

System.out.println(
  "The maximum between " + i +
  " and " + j + " is " + k);
}
```

```
public static int max(int num1, int num2) {
  int result;

  if (num1 > num2)
     result = num1;
  else
    result = num2;

  return result;
}
```

Space required for the main method

k:
j: 2
i: 5

The main method is invoked.





```
Invoke max(i, j)
public static void main(String[] args),
  int i = 5;
  int j = 2;
  int k = |max(i, j);
  System.out.println(
   "The maximum between " + i +
   " and " + j + " is " + k);
                                                               Space required for the
                                                                main method
public static int max(int num1, int num2)
  int result;
  if (num1 > num2)
    result = num1;
                                                                The main method
  else
                                                                is invoked.
    result = num2;
  return result;
```





```
pass the values of i and j to
                                                    num1 and num2
public static void main(String[] args) {
  int i = 5;
  int j = 2;
  int k = max(i, j);
  System.out.println(
   "The maximum between " + i +
   " and " + j + " is " + k);
                                                                      num2: 2
                                                                       num1:
                                                            Space required for the
public static int max(int num1, int num2)
                                                            main method
  int result;
  if (num1 > num2)
   result = num1;
  else
    result = num2;
                                                             The max method is
 return result;
                                                             invoked.
```



```
Declare result
public static void main(String[] args) {
  int i = 5;
  int j = 2;
  int \bar{k} = \max(i, j);
  System.out.println(
   "The maximum between " + i +
                                                                         result:
   " and " + j + " is " + k);
                                                                         num2: 2
                                                                         num1:
                                                              Space required for the
public static int max(int num1, int num2)
                                                              main method
  int result;
  if (num1 > num2)
    result = num1;
  else
    result = num2;
                                                               The max method is
  return result;
                                                               invoked.
```



```
(num1 > num2) is true
public static void main(String[] args) {
  int i = 5;
  int j = 2;
  int \bar{k} = \max(i, j);
  System.out.println(
   "The maximum between " + i +
                                                                         result:
   " and " + j + " is " + k);
                                                                         num2: 2
                                                                         num1:
                                                              Space required for the
public static int max(int num1, int num2/
                                                              main method
  int result;
  if (num1 > num2)
    result = num1;
  else
    result = num2;
                                                               The max method is
  return result;
                                                               invoked.
```



```
Assign num1 to result
public static void main(String[] args) {
  int i = 5;
  int j = 2;
  int \bar{k} = \max(i, j);
                                                               Space required for the
                                                               max method
  System.out.println(
   "The maximum between " + i +
                                                                          result: 5
   " and " + j + " is " + k);
                                                                          num2:
                                                                          num1: 5
                                                               Space required for the
public static int max(int num1, int num2)
                                                               main method
  int result;
  if (num1 > num2)
   result = num1;
  else
    result = num2;
                                                                The max method is
  return result;
                                                                invoked.
```



#### Return result and assign it to k

```
public static void main(String[] args) {
  int i = 5;
  int j = 2;
  int \bar{k} = \max(i, j);
                                                                Space required for the
                                                                max method
  System.out.println(
   "The maximum between " + i +
                                                                          result: 5
   " and " + j + " is " + k);
                                                                           num2: 2
                                                                          num1: 5
                                                               Space required for the
public static int max(int num1, int num2
                                                               main method
  int result;
  if (num1 > num2)
    result = num1;
  else
    result = num2;
                                                                 The max method is
  return result;
                                                                 invoked.
```





#### Execute print statement

```
public static void main(String[] args) {
  int i = 5;
  int j = 2;
  int k = max(i, j);

  System.out.println(
  "The maximum between " + i +
  " and " + j + " is " + k);
}
```

```
public static int max(int num1, int num2) {
  int result;

  if (num1 > num2)
    result = num1;
  else
    result = num2;

  return result;
}
```

Space required for the main method

k:5 j: 2

The main method is invoked.



# The Memory Hierarchy

### Going down the hierarchy:

- ➤ Decreasing cost per bit
- ➤ Increasing capacity
- ➤ Increasing access time
- Decreasing frequency of access to the memory by the processor




Figure 1.14 The Memory Hierarchy


# Principle of Locality



- » Memory references by the processor tend to cluster
- » Data is organized so that the percentage of accesses to each successively lower level is substantially less than that of the level above
- » Can be applied across more than two levels of memory

Stack	Неар
Static memory allocation	dynamic memory allocation
very fast access	(relatively) slower access
don't have to explicitly de- allocate variables	you must manage memory (you're in charge of allocating and freeing variables)
space is managed efficiently by CPU, memory will not become fragmented	no guaranteed efficient use of space, memory may become fragmented over time as blocks of memory are allocated, then freed
local variables only	variables can be accessed globally
limit on stack size (OS-dependent)	no limit on memory size
variables cannot be resized	variables can be resized using realloc()
is a "LIFO" (last in, first out) data structure, that is managed and optimized by the CPU	free-floating region of memory (and is larger)








# Background

- » Program must be brought (from disk) into memory and placed within a process for it to be run
- » Main memory and registers are only storage CPU can access directly
- » Memory unit only sees a stream of addresses + read requests, or address + data and write requests
- » Register access in one CPU clock (or less)
- » Main memory can take many cycles, causing a stall
- » Cache sits between main memory and CPU registers
- » Protection of memory required to ensure correct operation



### Base and Limit Registers

- » A pair of base and limit registers define the logical address space
- » CPU must check every memory access generated in user mode to be sure it is between base and limit for that user






# **Address Binding**

- » Programs on disk, ready to be brought into memory to execute form an input queue
  - Without support, must be loaded into address 0000
- » Inconvenient to have first user process physical address always at 0000
  - How can it not be?
- » Further, addresses represented in different ways at different stages of a program's life
  - Source code addresses usually symbolic
  - Compiled code addresses bind to relocatable addresses
    - i.e. "14 bytes from beginning of this module"
  - Linker or loader will bind relocatable addresses to absolute addresses
    - i.e. 74014
  - Each binding maps one address space to another

#### Binding of Instructions and Data to Memory

- » Address binding of instructions and data to memory addresses can happen at three different stages
  - **Compile time**: If memory location known a priori, **absolute code** can be generated; must recompile code if starting location changes, such as the MS-DOS .COM-format programs.
  - Load time: Must generate relocatable code if memory location is not known at compile time
  - Execution time: Binding delayed until run time if the process can be moved during its execution from one memory segment to another. Widely adopted by most OSs.
    - Need hardware support for address maps (e.g., base and limit registers)






# Logical vs. Physical Address Space

- » The concept of a logical address space that is bound to a separate physical address space is central to proper memory management
  - Logical address generated by the CPU; also referred to as virtual address
  - Physical address address seen by the memory unit
- » Logical and physical addresses are the same in compile-time and load-time address-binding schemes; logical (virtual) and physical addresses differ in execution-time address-binding scheme
- » Logical address space is the set of all logical addresses generated by a program
- » Physical address space is the set of all physical addresses generated by a program



# Memory-Management Unit (MMU)


- » Hardware device that at run time maps virtual to physical address
- » Many methods possible, covered in the rest of this chapter
- » To start, consider simple scheme where the value in the relocation register is added to every address generated by a user process at the time it is sent to memory
  - Base register now called relocation register
  - MS-DOS on Intel 80x86 used 4 relocation registers
- » The user program deals with *logical* addresses; it never sees the *real* physical addresses
  - Execution-time binding occurs when reference is made to location in memory
  - Logical address bound to physical addresses





#### Dynamic relocation using a relocation register

- » Routine is not loaded until it is called
- » Better memory-space utilization; unused routine is never loaded
- » All routines kept on disk in relocatable load format
- » Useful when large amounts of code are needed to handle infrequently occurring cases
- » No special support from the operating system is required
  - Implemented through program design
  - OS can help by providing libraries to implement dynamic loading






# **Dynamic Linking**

- » Static linking system libraries and program code combined by the loader into the binary program image
- » Dynamic linking –linking postponed until execution time
- » Small piece of code, stub, used to locate the appropriate memory-resident library routine
- Stub replaces itself with the address of the routine, and executes the routine
- » Operating system checks if routine is in processes' memory address
  - If not in address space, add to address space
- » Dynamic linking is particularly useful for libraries
- » System also known as shared libraries
- » Consider applicability to patching system libraries
  - Versioning may be needed



### Swapping

- » A process can be swapped temporarily out of memory to a backing store, and then brought back into memory for continued execution
  - Total physical memory space of processes can exceed physical memory
- » Backing store fast disk large enough to accommodate copies of all memory images for all users; must provide direct access to these memory images
- » Roll out, roll in swapping variant used for prioritybased scheduling algorithms; lower-priority process is swapped out so higher-priority process can be loaded and executed
- » Major part of swap time is transfer time; total transfer time is directly proportional to the amount of memory swapped
- » System maintains a ready queue of ready-to-run processes which have memory images on disk
- » Does the swapped out process need to swap back in to same physical addresses?
  - Depends on address binding method





#### Context Switch Time including Swapping

- » If next processes to be put on CPU is not in memory, need to swap out a process and swap in target process
- » Context switch time can then be very high
- » 100MB process swapping to hard disk with transfer rate of 50MB/sec
  - Swap out time of 2000 ms
  - Plus swap in of same sized process
  - Total context switch swapping component time of 4000ms (4 seconds)
- » Can reduce if reduce size of memory swapped by knowing how much memory really being used
  - System calls to inform OS of memory use via request\_memory() and release\_memory()



#### Context Switch Time and Swapping (Cont.)

- Other constraints as well on swapping
  - Pending I/O can't swap out as I/O would occur to wrong process
  - Or always transfer I/O to kernel space, then to I/O device
    - Known as double buffering, adds overhead
- » Standard swapping not used in modern operating systems
- » Modified versions of swapping are found on many systems (i.e., UNIX, Linux, and Windows)
  - Swapping normally disabled
  - Started if more than threshold amount of memory allocated
  - Disabled again once memory demand reduced below threshold



# Swapping on Mobile Systems

- » Not typically supported
  - Flash memory based
    - · Small amount of space
    - Limited number of write cycles
    - Poor throughput between flash memory and CPU on mobile platform
- » Instead use other methods to free memory if low
  - iOS asks apps to voluntarily relinquish allocated memory
    - Read-only data thrown out and reloaded from flash if needed
    - Failure to free can result in termination
  - Android terminates apps if low free memory, but first writes application state to flash for fast restart
  - Both OSes support paging as discussed below




# **Contiguous Allocation**

- » Main memory must support both OS and user processes
- » Limited resource, must allocate efficiently
- » Contiguous allocation is one early method
- » Main memory usually into two partitions:
  - Resident operating system, usually held in low memory with interrupt vector
  - User processes then held in high memory
  - Each process contained in single contiguous section of memory



# Contiguous Allocation (Cont.)

- » Relocation registers used to protect user processes from each other, and from changing operatingsystem code and data
  - Base register contains value of smallest physical address
  - Limit register contains range of logical addresses each logical address must be less than the limit register
  - MMU maps logical address dynamically
  - Can then allow actions such as kernel code being transient and kernel changing size




### Multiple-partition allocation



#### » Multiple-partition allocation

- Degree of multiprogramming limited by number of partitions
- Variable-partition sizes for efficiency (sized to a given process' needs)
- Hole block of available memory; holes of various size are scattered throughout memory
- · When a process arrives, it is allocated memory from a hole large enough to accommodate it
- Process exiting frees its partition, adjacent free partitions combined
- Operating system maintains information about:
   a) allocated partitions
   b) free partitions (hole)





# **Dynamic Storage-Allocation Problem**

How to satisfy a request of size *n* from a list of free holes?

- » First-fit: Allocate the first hole that is big enough
- » Best-fit: Allocate the smallest hole that is big enough; must search entire list, unless ordered by size
  - Produces the smallest leftover hole
- » Worst-fit: Allocate the *largest* hole; must also search entire list
  - Produces the largest leftover hole

First-fit and best-fit better than worst-fit in terms of speed and storage utilization



### Fragmentation

- » External Fragmentation total memory space exists to satisfy a request, but it is not contiguous
- » Internal Fragmentation fixed-size block allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used
- » First fit analysis reveals that given N blocks allocated, 0.5 N blocks lost to fragmentation
  - 1/3 may be unusable -> 50-percent rule




## Fragmentation (Cont.)

- » Reduce external fragmentation by compaction
  - Shuffle memory contents to place all free memory together in one large block
  - Compaction is possible only if relocation is dynamic, and is done at execution time
  - I/O problem
    - Latch job in memory while it is involved in I/O
    - Do I/O only into OS buffers
- » Now consider that backing store has same fragmentation problems



# **Paging**

- » Physical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available
  - Avoids external fragmentation
  - Avoids problem of varying sized memory chunks
- » Divide physical memory into fixed-sized blocks called frames
  - Size is power of 2, between 512 bytes and 16 Mbytes
- » Divide logical memory into blocks of same size called pages
- » Keep track of all free frames
- To run a program of size N pages, need to find N free frames and load program
- » Set up a page table to translate logical to physical addresses
- » Backing store likewise split into pages
- » Still have Internal fragmentation






#### Address Translation Scheme

- » Address generated by CPU is divided into:
  - Page number (p) used as an index into a page table which contains base address of each page in physical memory
  - Page offset (d) combined with base address to define the physical memory address that is sent to the memory unit

page number	page offset
р	d
m - n	n


For given logical address space 2<sup>m</sup> and page size 2<sup>n</sup>



# Paging Example

Indexing into the page table, we find that page 0 is in frame 5.

Thus, logical address 0 maps to physical address  $20 = (5 \times 4) + 0$ 





Logical address 3 (page 0, offset 3) maps to physical address 23 [=  $(5 \times 4) + 3$ ].

n=2 (page size  $2^n = 4$  bytes) and m=4 (logical address space  $2^m = 16$ ) for a given physical memory of 32-byte memory.




# Paging (Cont.)

- » Example Calculating internal fragmentation
  - Page size = 2,048 bytes
  - Process size = 72,766 bytes
  - 35 pages + 1,086 bytes
  - Internal fragmentation of 2,048 1,086 = 962 bytes
  - Worst case fragmentation = 1 frame 1 byte
  - On average fragmentation = 1 / 2 frame size
  - So small frame sizes desirable?
  - But each page table entry takes memory to track
  - Page sizes growing over time
    - Solaris supports two page sizes 8 KB and 4 MB
- » Process view and physical memory now very different
- » By implementation process can only access its own memory



#### Free Frames



Before allocation

After allocation




# Implementation of Page Table

- » Page table is kept in main memory
- » Page-table base register (PTBR) points to the page table
- » Page-table length register (PTLR) indicates size of the page table
- » In this scheme every data/instruction access requires two memory accesses
  - One for the page table and one for the data / instruction
- » The two memory access problem can be solved by the use of a special fast-lookup hardware cache called associative memory or translation look-aside buffers (TLBs)



## Paging Hardware With TLB

- » TLBs typically small (64 to 1,024 entries)
- » On a TLB miss, value is loaded into the TLB for faster access next time
  - Replacement policies must be considered
  - Some entries can be wired down for permanent fast access
- » Some TLBs store address-space identifiers (ASIDs) in each TLB entry – uniquely identifies each process to provide address-space protection for that process
  - Otherwise need to flush at every context switch



# UNIVERSITY OF SURREY

#### **Effective Access Time**

- » Associative Lookup =  $\varepsilon$  time unit
  - Can be < 10% of memory access time</li>
- » Hit ratio =  $\alpha$ 
  - Hit ratio percentage of times that a page number is found in the associative registers; ratio related to number of associative registers
- » Consider  $\alpha$  = 80%,  $\epsilon$  = 20ns for TLB search, 100ns for memory access
- » Effective Access Time (EAT)

$$EAT = (1 + \varepsilon) \alpha + (2 + \varepsilon)(1 - \alpha)$$
$$= 2 + \varepsilon - \alpha$$

- » Consider  $\alpha = 80\%$ ,  $\varepsilon = 20$ ns for TLB search, 100ns for memory access
  - EAT = 0.80 × 120 + 0.20 × 220 = 140 nanoseconds.
- » Consider more realistic hit ratio ->  $\alpha$  = 98%,  $\epsilon$  = 20ns for TLB search, 100ns for memory access
  - EAT = 0.98 × 120 + 0.02 × 220 = 122 nanoseconds.



0

1

3

5

6

page 0

page 1

page 2

page 3


page 4

page 5

page n

## **Memory Protection**

- » Memory protection implemented by associating protection bit with each frame to indicate if read-only or read-write access is allowed
  - Can also add more bits to indicate page execute-only, and so on
- » Valid-invalid bit attached to each entry in the page table:
  - "valid" indicates that the associated page is in the process' logical address space, and is thus a legal page
  - "invalid" indicates that the page is not in the process' logical address space
  - Or use page-table length register (PTLR)
- » Any violations result in a trap to the kernel






## **Shared Pages**

#### » Shared code

- One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems)
- · Similar to multiple threads sharing the same process space
- Also useful for inter-process communication if sharing of read-write pages is allowed

#### » Private code and data

- Each process keeps a separate copy of the code and data
- The pages for the private code and data can appear anywhere in the logical address space





### Segmentation

- » Memory-management scheme that supports user view of memory
- » A program is a collection of segments
  - A segment is a logical unit such as:

main program

procedure

function

method

object


local variables, global variables

common block

stack

symbol table

arrays






### Segmentation Architecture

- » Logical address consists of a two tuple:
  - <segment-number, offset>,
- » Segment table maps two-dimensional physical addresses; each table entry has:
  - base contains the starting physical address where the segments reside in memory
  - limit specifies the length of the segment
- » Segment-table base register (STBR) points to the segment table's location in memory
- » Segment-table length register (STLR) indicates number of segments used by a program;
  - segment number **s** is legal if **s** < **STLR**

Segmentation Example








## Segmentation Architecture (Cont.)

- » Protection
  - With each entry in segment table associate:
    - validation bit = 0 ⇒ illegal segment
    - read/write/execute privileges
- » Protection bits associated with segments; code sharing occurs at segment level
- » Since segments vary in length, memory allocation is a dynamic storage-allocation problem
- » A segmentation example is shown in the following diagram



# Segmentation Hardware






#### Example: The Intel 32 and 64-bit Architectures

- » Dominant industry chips
- » Pentium CPUs are 32-bit and called IA-32 architecture
- » Current Intel CPUs are 64-bit and called IA-64 architecture
- » Many variations in the chips, cover the main ideas here



#### Example: The Intel IA-32 Architecture

- » Supports both segmentation and segmentation with paging
  - Each segment can be 4 GB
  - Up to 16 K segments per process
  - Divided into two partitions
    - First partition of up to 8 K segments are private to process (kept in local descriptor table (LDT))
    - Second partition of up to 8K segments shared among all processes (kept in global descriptor table (GDT))





#### Example: The Intel IA-32 Architecture (Cont.)


- » CPU generates logical address
  - Selector given to segmentation unit
    - Which produces linear addresses

s	g	р		
13	1	2		

- · Linear address given to paging unit
  - Which generates physical address in main memory
  - Paging units form equivalent of MMU
  - Pages sizes can be 4 KB or 4 MB




## Intel IA-32 Segmentation





#### Logical to Physical Address Translation in IA-32


page n	umber	page offset			
$p_1$	$p_2$	d			
10	10	12			





# Intel IA-32 Page Address Extensions

- 32-bit address limits led Intel to create page address extension (PAE), allowing 32-bit apps access to more than 4GB of memory space
  - Paging went to a 3-level scheme
  - Top two bits refer to a page directory pointer table
  - Page-directory and page-table entries moved to 64-bits in size
  - Net effect is increasing address space to 36 bits 64GB of physical memory





### Intel x86-64

- Current generation Intel x86 architecture
- 64 bits is ginormous (> 16 exabytes)
- In practice only implement 48 bit addressing
  - Page sizes of 4 KB, 2 MB, 1 GB
  - Four levels of paging hierarchy
- Can also use PAE so virtual addresses are 48 bits and physical addresses are 52 bits

<sub>l</sub> unus	ed <sub>l</sub>	page map level 4		page directory pointer table	page directory	I	page table	I	offset	ı
63	48	47	39 3	8 30	29	21 20		12 11		0



## Linux on Pentium Systems


- » On the Pentium, Linux uses only six segments:
  - 1. A segment for kernel code
  - 2. A segment for kernel data
  - 3. A segment for user code
  - 4. A segment for user data
  - 5. A task-state segment (TSS)
  - 6. A default LDT segment

#universityofsurrey 60



## Example: ARM Architecture

- Dominant mobile platform chip (Apple iOS and Google Android devices for example)
- Modern, energy efficient, 32-bit CPU
- 4 KB and 16 KB pages
- 1 MB and 16 MB pages (termed sections)
- One-level paging for sections, two-level for smaller pages
- Two levels of TLBs
  - Outer level has two micro TLBs (one data, one instruction)
  - Inner is single main TLB
  - First inner is checked, on miss outers are checked, and on miss page table walk performed by CPU






# Physical Memory Hierarchy of a Raspberry Pi device

- » Processor registers and cache in the systemon-chip package
- » Of-chip memory in the DRAM
- » Flash storage in the SD card
- » six orders of magnitude difference in access latency from top to bottom of the hierarchy,
- y four orders of magnitude difference in size.
- The Arm instruction set is a classic load/store architecture, with explicit instructions to read from (i.e., LDR) and write to (i.e., STR) memory.





registers <1KB; 1 cycle

L1 cache 16KB; 5 cycles

L2 cache 256KB; 30 cycles

DRAM 1GB; 100 cycles

Flash >8GB; 1 000 000 cycles

